An efficient power factor correction converter is presented. Two boost-topology switching cells are interleaved to minimize EMI while operating at lower switching frequency and soft switching to minimize losses. The result is a system with high conversion efficiency, able to operate in a pulse-width-modulation (PWM) way. Seven transition states of the ZVT converter in one switching period are described. In order to illustrate the operational principle key, implementation details, including simulations, are described. The validity of this converter is guaranteed by the obtained results.
Introduction
Reduced power factor and polluted utility voltage have been rising due to the increase of nonlinear loads use by residential, commercial, and industrial customers. Nowadays international regulation governing the amount of harmonic current became mandatory.
Thus, the reduction of input current harmonics and high power factor operation is an important requirement for power supplies. The topology usually employed in power factor correction single-phase power supplies is composed by a front-end rectifier followed by a boost converter, as shown in Figure 1 . In this topology, the boost converter in continuous conduction mode (CCM) with the average current control and pulse-width modulation (PWM) technique has been the most popular circuit [1] [2] [3] .
High power density and fast transient response of this circuit can be achieved by increasing the switching frequency. However, the switching losses and electromagnetic interference noises will be occurred following increasing the switching frequency. In order to improve the efficiency of the power factor correction (PFC) circuit, many efforts have been done on the soft-switching converter [4] [5] [6] [7] [8] [9] [10] [11] . Unfortunately, switching losses in the approaches proposed in [6, 7] can be reduced only at the expense of much increased current stresses of the main switch, which leads to a substantial increase in conduction loss.
To reduce the switching losses, initially raise the snubbers. Example of these snubbers can be found in the references [12, 13] Later on appeared the quasiresonant converters (QRCs) proposed in [14] . However, some of their characteristics such as load limitations and control difficulties due to variable frequency operation restrict the practical use of these converters. Quasi-resonant converters (PWM-QRC) [15] operate with fixed switching frequency; on the other hand they present all the other disadvantages of the QRC's that limit their applications.
Nowadays there are many converters that do not present the limitations described above [16] . Although this converter presents several advantages, its main switch presents current and/or voltage stresses.
Most recent development in high-frequency converter configuration is a hybrid of resonant soft switching and pulse-width-modulation (PWM) control. This group of converters is called soft switching PWM converters, an example of these converters is presented in [17] . In the soft switching PWM converters, the switches operate in resonant mode only during switching transitions and then return to PWM operation for the rest of a switching period. In [18] the soft-switching techniques allows operation with much reduced switching losses and stresses enabling high switching frequency operation with high efficiency.
The concept of interleaving several switching cells is not new and was originally used as a method for overcoming the limitations of ordinary power conversion techniques and device technologies [19] . Recognition of the general merits of interleaved conversion has prompted a diverse variety of subsequent investigations, as reflected in the literature.
In this paper, the interleaved power conversion refers to the strategic interconnection of two switching cells for which the conversion frequency is identical, but for which the internal switching instants are sequentially phased over equal fractions of a switching period. This arrangement applied to PFC combined with the soft switching technique to lower the switching losses in the approach proposed in [18] can reduce the net ripple amplitude and raises the effective ripple frequency of the overall converter without increasing switching losses or main switches stresses.
The main goal of this system can therefore realize savings in filtration and energy storage requirements, resulting in greatly improved power conversion densities without sacrificing efficiency.
The features of the proposed converter are discussed in this paper, and the principle of operation, simulation, and experimental results is presented to validate the proposed solution.
Proposed Structure
A configuration of the proposed structure is shown in Figure 2 . This converter is based on the interleaved boost converter, integrated with the proposed soft switching auxiliary circuit.
Circuit Description.
As the proposed structure is derived from the boost converter, there is one input inductor (L F1 and L F2 ) for each stage connected in parallel. The input current ripple is reduced by the parallel stages operating with different phases. The diodes D A1 and D A2 are the output diodes and operate like the output diodes of the interleaved boost converter. The output filter and load are represented by C o and R o .
In order to simplify the description and the explanation of the principle of operation of the proposed converter, filter inductance's L F1 and L F2 are assumed large enough to be considered as ideal current sources. The voltage across C o presents no ripple, all components are treated as being ideal, Figure 2 : Proposed topology. and the input current flows through freewheeling diodes D A1 and D A2 until switch S A1 or S A2 is turned on at time t o . According to its working cycle, operations modes are described as follows.
Principle of Operation.
The operation of the circuit will be described considering the branch 1 (S A1 and S 1 ), since the branch 2 (S A2 and S 2 ) operates in the same way. Under the assumption that the switching frequency (100 kHz) is much higher than the rectifier output frequency (120 Hz), the voltage V i will not have a significant change. In this case the development of the analysis will consider a DC input voltage, since the soft-switching strategy is not compromised by the incoming AC line. Based on these assumptions, circuit operations in one switching cycle can be divided into seven stages. The seven dynamic equivalent circuits of the new boost converter during one switching period are shown in Figure 3 where the main switch S 1 starts conducting at t = t 2 and turns off at the time interval t 6 , and the auxiliary switch S A1 starts at t = t 0 and turns off at time interval t 3 . The ideal relevant waveform of the new interleaved boost is shown in Figure 4 .
In this section, the analytical expressions describing the operation of the proposed converter are presented. The following definitions are assumed:
The resonant components are assumed to be with the same values: Figure 3 (a)). Before t = t 0 , the main switch S 1 maintains turn-off state, the input current I LF1 flows through D A1 , L F1 , C F , and R o . This stage begins when S A1 Advances in Power Electronics
: Topology modes. turns on with ZCS at t = t 0 . The resonant inductor L R1 charges linearly due to output voltage V o from zero to I LF1 . The stage ends when the resonant current reaches I LF1 and diode D A1 turns off with ZVS at t = t 1 . The resonant i LR (t) and v CR (t) can be, respectively, described as
Stage 2 ([t 1 , t 2 ], Figure 3(b) ). In this stage, the current I LF1 remains flowing through auxiliary switch S A1 . The remaining semiconductors are in the off state. The resonant i LR (t) and v CR (t) can be, respectively, described as
In this time interval main switch S 1 is turned on in a ZCS and ZVS way. Figure 3(c) ). In this stage, the resonance begins when S A1 turns off with ZVS at t = t 2 . The resonant route proceeds by way of L R1 , C R1 , and D R1 . The resonant current i LR (t) decreases, and the resonant voltage v CR (t) also decreases via the resonance of L R1 and C R1 . This state ends when the voltage v CR (t) reaches output voltage V o at t = t 3 . The resonant i LR (t) and v CR (t) can be, respectively, described as At the end of this stage i LR is equal to
Stage 4 ([t 3 , t 4 ], Figure 3(d) ). In this mode i LR (t) reduces to zero. This mode comes to an end at t 4 when i LR (t) becomes zero. The expressions for i LR (t) and v CR (t) are
Stage 5 ([t 4 , t 5 ], Figure 3 (e)). The main switch is conducting, and the input current flows through the input inductor and power switch. All diodes are blocked, and the input inductor store energy. The equations that describe this mode are
Stage 6 ([t 5 , t 6 ], Figure 3(f) ). At the instant t 5 , switch S 1 is turned off in a ZVS way, and the energy stored in the input inductor L F1 is transferred to the output capacitor C F through the diode D S1 and also to the resonant capacitor C R1 . In this time interval, C R1 linearly discharges to zero voltage. The resonant i LR (t) and v CR (t) can be, respectively, described as
Stage 7 ([t 6 , t 7 ], Figure 3(g) ). In this stage, diode D A1 conduces the L F1 current. The duration of this stage is defined by switch modulation. At the end of this time interval, switch S A1 turns on, and the next operating cycle begins. The resonant i LR (t) and v CR (t) can be, respectively, described as
The State-space phase of the converter can be represented by a diagram shown in Figure 5 . It is only valid for α > 1, physically, for low values of load current, the energy stored in resonant inductor would not be sufficient to charge Voltage regulator resonant capacitor to output voltage, which makes converter to perform as a hard-switched system.
The static gain, which represents the ratio between the output and the input voltages as function of the duty cycle, can be obtained by analyzing the waveforms of the inductor L F1 and observing the time intervals
After the mathematical analyses, the expression of the static gain can be obtained
where: T s is switching period and D is duty cycle. The expression of the static gain is illustrated in Figure 6 .
Results and Discussion
The benefits of interleaving can be understood intuitively using a simple graphical analysis to show how the output power is shared between two boost switching cells connected in parallel. For simultaneous synchronous operation (wherein the commutation instances of the two controlled switches are identical), the circuit performance is equivalent to a single boost converter with equal total energy storage and equal total semiconductor die area. The inductor and diode ripple current waveforms that result are shown in Figure 7 as solid ones.
If these same converter cells are interleaved, such that the commutation instances of the second switch are delayed relative to those of the first switch by half a switching period, the resultant ripple waveforms are those shown as dashed lines in Figure 7 . Compared to the noninterleaved case with equal energy storage, the interleaved ripple waveforms have smaller amplitudes and increased frequencies, reducing the filtration requirements.
The rectifier is designed to operate in continuousconduction mode (CCM). It was employed UC3854 as the controller, which prescribes the shape and the frequency of the input current due to its inherently synchronous feedback loop. The synchronous signal is sensed from a rectified sinusoidal waveform. This signal is accessible at the output of the rectifier in the usual PFC boost converter [20] . Thus, a signal bridge rectifier is necessary to obtain the desired synchronous signal and the rms input voltage for the control IC. Hall effect sensor for detecting the input current is installed for the average current mode control. The reference current is then generated by a multiplier/divider combination of the synchronous feedback loop, output voltage feedback loop, and input voltage feed-forward loop.
As the input voltage changes, which is the case in this PFC application, reference current monitors the input current in order to obtain almost unity power factor. Figure 8 shows the principle of the average current mode, used as a control reference in this project. The simplified scheme of the controller and the power stage are shown in Figure 9 .
The block diagram circuit to drive the four switches using the UC3854 PWM output (GTDrv Pin) is shown in Figure 10 .
Simulation
Results. The proposed converter was simulated using commercially available PSIM software. The main circuit components were L F1 = L F2 = 300 μH, C F = 680 μF. The resonant components were L R1 = L R2 = 5 μH and C R1 = C R2 = 3.9 nF. Figure 10 shows simulated waveforms obtained with the converter operating with input voltage V i = 50 V, duty cycle D = 0.25, output load R o = 10 Ω, and switching frequency f s = 100 kHz.
It can be seen from Figures 11(a) and 11(b) that the converter switches can operate with soft switching. The auxiliary switch, during the turn-on period, operates with ZCS as the resonant components delay the rise in switch current and makes it fall to zero voltage during the turn-off period. It should be noted that the voltage across the main switch is zero during the turn-on and turn-off periods, which is characteristic of this soft-switched converter. Figure 11 (c) shows the resonant voltage and current waveforms. It should also be noted that switches voltage and current stresses are equivalent to conventional hard-switched interleaved converter.
Experimental Results.
A prototype circuit was constructed to verify the waveforms predicted above. The values 
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Tek stop: 50 MS/s As it is observed, this switch operates under zero voltage and current during the turn-on period and zero voltage during the turn-off period. Figure 12 (b) shows the waveforms of voltage and current in the auxiliary switch. As seen in this photograph, it operates with ZCS during the turn-on period and ZVS during the turn-off period. Figure 12 (c) shows the input voltage and current waveforms. This result shows that the obtained power factor is suitable for international standards.
The discrepancy between theoretical and practical values is due to parasitic oscillations, which were not considered in the data acquisition. The nominal power factor exceeds 0.98, and the efficiency of the power circuit reached at nominal load is equal to 96%, as shown in Figure 13 .
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These values were obtained using a Yokogawa WT230 Digital Power Meter. To provide a comparative analysis about the efficiency levels achieved with the laboratory prototype, a converter without the proposed soft-commutation cell was also built in the laboratory using the same layout and the same components. Thus, in this situation, one can conclude that significant efficiency improvements can be achieved with the application of the proposed soft commutation cell, as depicted in Figure 13 .
Conclusion
In this paper an improved ZVT interleaved boost PFC converter is presented. An auxiliary circuit for interleaved boost PFC converter is analyzed. The proposed topology was simulated via PSIM software, and an experimental prototype was implemented. As seen from the results, the main switches are turned on and turned off under ZVS conditions. Also, the auxiliary switch and the other diodes used in the auxiliary circuit are turned on and/or off with ZVS and/or ZCS conditions. The simulation and experimental results show that the total switching losses of the interleaved topology are reduced by applying the proposed auxiliary circuit. It can be also seen that the power factor correction is achieved.
